

1 / 21




FIG. 1




FIG. 2

2 / 21




FIG. 3

do_iadd

LDRB	R4, [R14, #1]!	Load next Java bytecode and update bytecode pointer
LDR	R1, [Rstack, #-4]!	POP first operand from stack
LDR	R0, [Rstack, #-4]!	POP second operand from stack
LDR	R12, [Rexc, R4, LSL #2]	Get address of code fragment for next bytecode
ADD	R0, R0, R1	Perform integer add
STR	R0, [Rstack], #4	PUSH result to stack
BXJ	R12	Do next bytecode in hardware/software

FIG. 4




FIG. 5

4 / 21




FIG. 6

5 / 21

	Bytecode	Operation
Fixed bindings	0	Fixed 0
	1	Fixed 1
	⋮	⋮
	⋮	⋮
	⋮	⋮
	⋮	⋮
	⋮	⋮
	⋮	⋮
	201	Fixed 201
	202	Fixed 202
Programable bindings		
Fixed bindings	254	Fixed 254
	255	Fixed 255

FIG. 7

6 / 21




FIG. 8




FIG. 9

7 / 21




FIG. 10




FIG. 11

9 / 21




FIG. 12

(PA (Half1) = False) AND (PA (Half2) = True)

AND

(((Number of operands = 1) AND (bcadd [1:0] = 11))
 OR ((Number of operands = 2) AND (bcadd [1] = 1)))

FIG. 14

10 / 21





FIG. 13

11 / 21



12 / 21




FIG. 16

13 / 21




FIG. 17




FIG. 18

14 / 21




FIG. 19

15 / 21




FIG. 20




FIG. 21




FIG. 22

Single precision		Double precision	
fadd	FADDS Sd, Sn, Sm	dadd	FADDD Dd, Dn, Dm
fsub	FSUBS Sd, Sn, Sm	dsub	FSUBD Dd, Dn, Dm
fmul	FMULS Sd, Sn, Sm	dmul	FMULD Dd, Dn, Dm
fdiv	FDIVS Sd, Sn, Sm	ddiv	FDIVD Dd, Dn, Dm
frem	Not implemented in HW	drem	Not implemented in HW
fneg	FNEGS Sd, Sm	dneg	FNEGD Dd, Dm
f2d	FCVTDS Dd, Sm	d2f	FCVTSD Sd, Dm
f2i	FTOSIZS Sd, Sm	d2i	FTOSIZD Sd, Dm
f2l	Not implemented in HW	d2l	Not implemented in HW
i2f	FSITOS Sd, Sm	i2d	FSITOD Dd, Sm
l2f	Not implemented in HW	l2d	Not implemented in HW
fcmpl	FCMPS/FMSTAT	dcmpl	FCMPD/FMSTAT
fcmpg	FCMPS/FMSTAT	dcmpg	FCMPD/FMSTAT

FIG. 23

```
dmul
    FMULD    D1, D2, D1

dcmpg
    FCMPD    D0, D1
    FMSTAT
    MVNMI    R0, #0
    MOVEQ    R0, #0
    MOVGT    R0, #1
<next Java bytecode>
```

FIG. 24

17/21

```

FMULD  D1, D2, D1          ; Causes unhandled operation
FCMPD  D0, D1              ; Unhandled operation signalled here
|
+-----+
To ARM state to          | ; unhandled operation handler executes
emulate byte code        | ; VFP read status instruction to
      FMRX Rd, FPSCR      | ; trigger VFP exception handling
      |                  | ; if unhandled operation state flag
      |                  | ; is set
+-----+
Unhandled operation state flag is
set so perform VFP exception handling |
|
| <Read Floating Point Operation Register>
| <Emulate FMULD tos-1, tos, tos-1 in SW>
| <Clear Unhandled Operation State Flag>
|
+-----+
| Return to unhandled operation handler
<Re-attempt execution of FMRX Rd, FPSCR instruction,
without triggering VFP exception handling this time>

<Flush Java stack to memory>

LDRB    R4, [R14]          ; Load bytecode which triggered
                          ; unhandled operation
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                          ; to emulate 'dcmpg' instruction
BX       R12               ; Branch to code fragment.
                          ; Note use of BX rather than
                          ; BXJ because we do not want
                          ; this to be executed in HW
|
|
|
V
Branch to dcmpg emulation code
|
V

LDRB    R4, [R14, #1]!     ; Load next Java bytecode
                          ; and update bytecode pointer
FLDD    D1, [Rstack, #-8]! ; Pop first operand from stack
                          ; 1 Double = 2 stack words
FLDD    D0, [Rstack, #-8]! ; Pop second operand from stack
                          ; 1 Double = 2 stack words
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                          ; for next bytecode
FCMPD    D0, D1             ; Compare the 2 doubles
FMSTAT   ; Read result of compare
MVNMI    R0, #0             ; Result = -1 if <
MOVEQ    R0, #0             ; Result = 0 if =
MOVGT    R0, #1             ; Result = 1 if >
STR      R0, [Rstack], #4   ; Push result to stack
BXJ      R12               ; Do next bytecode in
                          ; hardware/software

```

FIG. 25

18 / 21




FIG. 26




FIG. 28

19/21

```

FMULD  D1, D2, D1      ; Executes as normal
FCMPD  D0, D1          ; Causes unhandled operation
FMSTAT                                ; Unhandled operation signalled here
|
+-----+
To ARM state to      |      ; unhandled operation handler executes
emulate byte code    |      ; VFP read status instruction to
                    FMRX Rd, FPSCR ; trigger VFP exception handling
                    |      ; if unhandled operation state flag
                    |      ; is set
+-----+
Unhandled operation state flag is
set so perform VFP exception handling |
|
<Read Floating Point Operation Register>
<Emulate FCMPD tos-1, tos>
<Clear Unhandled Operation State Flag>
|
+-----+
| Return to unhandled operation handler
<Re-attempt execution of FMRX Rd, FPSCR instruction,
without triggering VFP exception this time>

<Flush Java stack to memory>

LDRB    R4, [R14]      ; Load bytecode which triggered
                    ; unhandled operation
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                    ; to emulate 'dcmpg' instruction
BX       R12           ; Branch to code fragment.
                    ; Note use of BX rather than
                    ; BXJ because we do not want
                    ; this to be executed in HW
|
|
V
Branch to dcmpg emulation code
|
V

LDRB    R4, [R14, #1]! ; Load next Java bytecode
                    ; and update bytecode pointer
FLDD    D1, [Rstack, #-8]! ; Pop first operand from stack
                    ; 1 Double = 2 stack words
FLDD    D0, [Rstack, #-8]! ; Pop second operand from stack
                    ; 1 Double = 2 stack words
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                    ; for next bytecode
FMULD    D0, D0, D1      ; Retry the multiply, This will
                    ; encounter the same problem as
                    ; before, detected precisely,
                    ; but executing ARM instructions
                    ; rather than bytecodes. The VFP
                    ; exception handler can handle
                    ; this without problems
FSTD     D0, [Rstack], #8 ; Push result, 2 words
BXJ      R12             ; Do next bytecode (dcmpg) in
                    ; hardware/software

```

FIG. 27

20 / 21




FIG. 29

21 / 21




FIG. 30